

600V, 7.1A, 920mΩ N-channel Power Planar MOSFET

JMPI8N60CJ

Features


- Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔV_{ds} Tested
- Halogen-free; RoHS-compliant

Applications


- SMPS with PFC and Flyback
- Silver ATX, adapter, TV, lighting, Telecom

Product Summary


Parameters	Value	Unit
V_{DSS}	600	V
$V_{GS(th_Typ)}$	3.2	V
$I_D(@V_{GS}=10V)$	7.1	A
$R_{DS(ON)_Typ}(@V_{GS}=10V)$	920	mΩ



TO-251-3L Top View



Pin Assignment



Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Tube(pcs)	Per Carton (pcs)
JMPI8N60CJ	JMPI8N60CJ	3	Tube	TO-251-3L	75	29700

Absolute Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-to-Source Voltage	600	V
V_{GS}	Gate-to-Source Voltage	± 30	V
I_D	Continuous Drain Current	$T_C = 25^\circ\text{C}$	7.1
		$T_C = 100^\circ\text{C}$	4.5
I_{DM}	Pulsed Drain Current ⁽¹⁾	Refer to Fig.4	A
E_{AS}	Single Pulsed Avalanche Energy ⁽²⁾	245	mJ
P_D	Power Dissipation	$T_C = 25^\circ\text{C}$	153
		$T_C = 100^\circ\text{C}$	61
T_J, T_{STG}	Junction & Storage Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	39	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.8	





**Electrical Characteristics** ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$	600	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 600\text{V}$, $V_{GS} = 0\text{V}$	-	-	1.0	μA
I_{GSS}	Gate-Body Leakage Current	$V_{DS} = 0\text{V}$, $V_{GS} = \pm 30\text{V}$	-	-	± 100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$	2.0	3.2	4.0	V
$R_{DS(ON)}$	Static Drain-Source ON-Resistance ⁽⁴⁾	$V_{GS} = 10\text{V}$, $I_D = 1\text{A}$	-	920	1196	m Ω
Dynamic Characteristics						
R_g	Gate Resistance	$f = 1\text{MHz}$	-	2.3	-	Ω
C_{iss}	Input Capacitance	$V_{GS} = 0\text{V}$, $V_{DS} = 300\text{V}$, $f = 1\text{MHz}$	796	1115	1449	pF
C_{oss}	Output Capacitance		24	34	44	pF
C_{rss}	Reverse Transfer Capacitance		5	7.6	10	pF
Q_g	Total Gate Charge	$V_{GS} = 0$ to 10V $V_{DS} = 300\text{V}$, $I_D = 1\text{A}$	17	24	32	nC
Q_{gs}	Gate Source Charge		-	5.5	-	nC
Q_{gd}	Gate Drain ("Miller") Charge		-	7.4	-	nC
Switching Characteristics						
$t_{d(on)}$	Turn-On Delay Time	$V_{GS} = 10\text{V}$, $V_{DD} = 300\text{V}$ $I_D = 1\text{A}$, $R_{GEN} = 6.2\Omega$	-	12	-	ns
t_r	Turn-On Rise Time		-	15	-	ns
$t_{d(off)}$	Turn-Off Delay Time		-	39	-	ns
t_f	Turn-Off Fall Time		-	47	-	ns
Body Diode Characteristics						
I_S	Maximum Continuous Body Diode Forward Current		-	-	7	A
I_{SM}	Maximum Pulsed Body Diode Forward Current		-	-	28	A
V_{SD}	Body Diode Forward Voltage	$V_{GS} = 0\text{V}$, $I_S = 1\text{A}$	-	-	1.2	V
t_{rr}	Body Diode Reverse Recovery Time	$I_F = 1\text{A}$, $di/dt = 100\text{A}/\mu\text{s}$	133	186	251	ns
Q_{rr}	Body Diode Reverse Recovery Charge		-	915	-	nC







- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
 2. E_{AS} condition: Starting $T_J = 25^\circ\text{C}$, $V_{DD} = 50\text{V}$, $V_{GS} = 10\text{V}$, $R_G = 25\text{ohm}$, $L = 10\text{mH}$, $I_{AS} = 7\text{A}$, $V_{DD} = 0\text{V}$ during time in avalanche.
 3. $R_{\theta JA}$ is measured with the device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.
 4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$.



Typical Performance Characteristics

Figure 1: Power De-rating

Figure 2: Current De-rating

Figure 3: Normalized Maximum Transient Thermal Impedance

Figure 4: Peak Current Capacity


Typical Performance Characteristics

Figure 5: Output Characteristics

Figure 6: Typical Transfer Characteristics

Figure 7: On-resistance vs. Drain Current

Figure 8: Body Diode Characteristics

Figure 9: Gate Charge Characteristics

Figure 10: Capacitance Characteristics


Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 12: Normalized on Resistance vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 14: $R_{DS(ON)}$ vs. V_{GS}





Figure 15: Maximum Safe Operating Area



Test Circuit


Figure 1: Gate Charge Test Circuit & Waveform

Figure 2: Resistive Switching Test Circuit & Waveform

Figure 3: Unclamped Inductive Switching Test Circuit & Waveform

Figure 4: Diode Recovery Test Circuit & Waveform

Package Mechanical Data(TO-251-3L)



Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

 is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.